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Abstract
Recently, low-density parity-check (LDPC) codes have been applied in flash memories to correct errors. However, as
verified in this article, their performance degrades rapidly as the number of stuck cells increases. Thus, this paper
presents a concatenation reliability scheme of LDPC codes and source codes, which aims to improve the performance
of LDPC codes for flash memories with stuck cells. In this scheme, the locations of stuck cells is recorded by source
codes in the write process such that erasures rather than wrong log-likelihood ratios on these cells are given in the
read process. Then, LDPC codes correct these erasures and soft errors caused by cell-to-cell interferences. The analyses
of channel capacity and compression rates of source codes with side information show that the memory cost of the
proposed scheme is moderately low. Simulation results verify that the proposed scheme outperforms the traditional
scheme with only LDPC codes.
Introduction
In ﬂash memories, as programming and erasure (P/E)
cycles increase, some cells may be stuck at a voltage
level not related to the data being written in, resulting
in stuck cells or defective memory cells [1,2]. At present,
a class of hard-decision decoding error correction codes
(ECC), Bose Chaudhuri Hocquenghem (BCH) codes, are
employed to correct such stuck errors caused by stuck
cells as well as soft errors [3,4], induced by cell-to-cell
interferences. Moreover, if the number of stuck cells in
one page exceeds a certain limit, the whole page will be
discarded and masked.
As scaling is becoming more and more aggressive, reli-
ability is also becoming one of the most important chal-
lenges in multi-level cell (MLC) ﬂash memories now and
future. Therefore, a class of more powerful soft-decision
decoding ECCs, low-density parity-check (LDPC) codes,
[5-7], are introduced to improve the reliability of ﬂash
memories [3,4,8]. Diﬀerent from hard-decision decoders,
stuck errors are very harmful to soft-decision decoders,
since their log-likelihood ratios (LLRs) could have a large
magnitude such that soft-decision decoders may mistak-
enly consider them correct with very high reliability. From
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our simulation results, even a small number of these stuck
errors may trap soft-decision message-passing decoders
of LDPC codes. It causes severe performance degradation,
such as worse waterfall thresholds and slower slope of bit
error rate (BER) curves.
In this article, we present a concatenation reliability
scheme of LDPC codes and source codes to alleviate the
performance degradation. The key idea is to erase the
wrong LLRs of stuck cells for message-passing decoders
according to their locations provided by source codes.
The scheme consists of two parts, namely the write and
the read parts. When the controller is writing data into
ﬂash memories, it is also designed to detect stuck cells.
The locations of these stuck cells are compressed by
source codes with side information to eﬃciently reduce
the memory cost. In the read part, the compressed loca-
tion information is recovered and the wrong LLRs related
to these locations are erased, i.e., set their LLRs to zero.
Then, LDPC decoders correct both these erasures and soft
errors.
We also compare the proposed concatenation scheme
with the traditional one from the angle of error perfor-
mance and memory cost. On one hand, it can signiﬁ-
cantly outperforms the traditional one, since it removes
the wrong LLRs for LDPC decoders. On the other hand,
capacity and compression rate analyses indicate that it
moderately requires a small percentage of memory cost.
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Simulation results show that it achieves signiﬁcantly bet-
ter error performance than the traditional one, even if the
traditional one uses LDPC codes with lower rate. Because
the proposed scheme can tolerate more stuck errors, it
is also able to prolong the life of ﬂash memories, besides
reliability.
The rest of the article consists of four sections. In “Intro-
duction” section, we introduce some backgrounds on
channel models of ﬂash memories and LDPC codes. The
proposed concatenation scheme is presented in “Concate-
nation scheme of LDPC codes and source codes” section.
Analyses and simulation are given in “Analyses and simu-
lation” section. This article is concluded in the last section.
Background
Channelmodels for diﬀerent types errors
In ﬂash memories, each cell uses 2s voltage levels
L1, L2, . . . , L2s to represent s stored bits. If s = 1, they
are single-level cell ﬂash memories; if s > 1, they are 2s
MLC ﬂash memories. The writing processing, i.e., voltage
level programming, is realized by incremental step pulse
program with an incremental program step voltage Vpp
[4]. Under the ideal condition, the distributions of volt-
age levels except the ﬁrst one are uniform distributions
with the width of Vpp. The distribution of the ﬁrst level
is a wide Gaussian-like distribution. Since these distribu-
tions do not overlap each other, no errors occur. However,
because of inevitable cell-to-cell interferences in real sys-
tems, all the voltage distributions change to Gaussian-like
distributions and may overlap (Figure 1). Thus, soft errors
may occur. Cell-to-cell interferences [3,4] can be modeled
as an additive whiteGaussian noise (AWGN) channel with
pulse-amplitude modulation (PAM). In other words, the
voltage level Li has the output
Rj = Li + Ni (1)
for the jth ﬂash cell through the AWGN channel, where
Ni is the additive Gaussian noise with zero mean and
variance σ 2i .
In addition, since P/E cycles gradually degrade ﬂash
memory medium, some cells may permanently be stuck
with one voltage level [1,2], named stuck errors or stuck-
at-faults. In this article, we mainly consider cells stuck at
the highest level which is a common type of stuck errors
after many P/E cycles. Suppose that there are u% stuck
cells in the ﬂash memory. Such errors can be described by
a stuck channel with a transition probability p = 0.01u as
shown in Figure 2. Each level Li has the same probability
p to be stuck at the highest level L2s , noted p{Li}.
LDPC codes
A binary regular (n, k) LDPC code [6] is deﬁned as the null
space of anm×n sparse parity-check matrixH,m ≥ n−k,
over GF(2) with the following structural properties: (1)
each row has constant weight ρ; (2) each column has con-
stant weight γ ; and (3) no two rows (or two columns)
can have more than one position where they both have 1-
components. H is said to be (γ , ρ)-regular and the code
given by the null space ofH is called a (γ , ρ)-regular LDPC
code. Property (3) is referred to as the row-column (RC)
constraint. Most LDPC codes investigated in ﬂash memo-
ries are regular due to high code rate and low error-ﬂoor
requirements.
Consider a binary message vector m of length k and an
(n, k) binary LDPC code. Its corresponding codeword c of
length n is m · G and satisﬁes c · HT = 0, where G is the
generator matrix of the LDPC code.
Soft-decision decoding algorithms for LDPC codes are
mostly iterative in nature and devised based on message-
passing. The most well known ones [6] are the sum-
product algorithm and its simpliﬁed version, themin-sum
(MS) algorithm [9].
Concatenation scheme of LDPC codes and source
codes
Channelmodel for both soft errors and stuck errors
Two types of errors in ﬂash memories are introduced in
“Channel models for diﬀerent types errors” section. Soft
errors caused by cell-to-cell interferences are described
by an AWGN channel. Stuck errors caused by stuck
cells are described by a stuck sub-channel. In existing
researches, the two types of errors from the two chan-
nels are separately considered for correction [3,4,10].
However, both of them exist in real systems at the
same time, especially at middle-late stage of memory
life. Thus, we consider a channel model consisting of
two sub-channels, the AWGN sub-channel for soft errors
and the stuck channel for stuck errors. Furthermore, it
can be time-varying according to P/E cycles thus more
realistic. As a result, the reliability scheme based on
the proposed channel model will be more eﬃcient in
applications and make it possible to extend the life of
memory cells.
The block diagram of the channel model is shown in
Figure 3. Consider 2s level ﬂash memories and a binary
data vector c of length n = sn′ as the input. By Gray map-
ping, it is stored into a voltage level vector V of length
of n′. After the ﬁrst stuck sub-channel, the vector of V
becomes
S = p{V}, (2)
where Sj = p{Vj} for the jth cell, j = 0, 1, . . . , n′ − 1. If
Sj is not stuck, it will pass the second AWGN sub-channel
and the voltage level Sj will change to Rj = Li + Ni;
otherwise, Rj = Li.
Huang et al. EURASIP Journal on Advances in Signal Processing 2012, 2012:208 Page 3 of 8
http://asp.eurasipjournals.com/content/2012/1/208
Figure 1 Voltage distributions with cell-to-cell interferences. Each level counts 22k cells.
The proposed concatenation scheme
Until now only ECCs, e.g., BCH codes or LDPC
codes, are used to correct errors in practice, since the
AWGN sub-channel dominants the performance in the
early stage (i.e., few P/E cycles) of ﬂash memories.
However, as the number of P/E cycles increases, the
stuck sub-channel will bring signiﬁcant eﬀects, espe-
cially harmful to probability decoders like message-
passing decoders of LDPC codes, and will ﬁnally kill
the memories.
If we only consider the reading process in ECC schemes,
the controller can only receive voltage levels R which
may be mixed with stuck errors. From these voltage lev-
els, LLRs are calculated based on the AWGN sub-channel
with PAM modulation. Since these LLRs are mixed with
wrong magnitudes and signs, even the maximum likeli-
hood codeword based on these LLRs may not be correct.
Figure 2Model of stuck channel in ﬂash memories.
In “Analyses and simulation” section, we will show that a
small number of stuck cells will cause signiﬁcant perfor-
mance degradation.
However, if we also consider both the writing process,
the decoder will be able to distinguish normal cells and
stuck cells by the information provided by the controller.
As described in [4], MLC ﬂash memories are written by
a program and verify scheme. If some cells are stuck, their
voltages keep unchanged such that they can be detected
by a well-designed controller. As shown in Figure 4, we
propose that the controller detects stuck cells and then
records their locations into a vector l of length n′, in the
writing process, where lj = 1 if jth cell is stuck; otherwise
lj = 0. To reduce the memory cost, the location vector
l is compressed into a vector z. In the next section, we
will present the compression approach and its memory
cost.
In the reading process, as shown in Figure 5, the con-
troller receives voltage levels R from the current page
and the compressed vector from the compressed loca-
tion page. The vector r of LLRs [11] is calculated based
on the AWGN sub-channel with PAM modulation from
R. After the location information l is recovered from the
compressed vector z and the side information v [12] (see
“Memory cost of source codes” section), the LLRs on the
stuck locations are set to zero, i.e., rsj+t = 0 if lt = 0,
where t = 0, 1, . . . , s−1. Then, the LLRs are sent to LDPC
decoders to output the decoded data.
Figure 3 Channel model composed of AWGN sub-channel and
stuck sub-channel.
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Figure 4 The write part of the reliability concatenation scheme
of LDPC codes and sources codes.
Analyses and simulation
In this section, we ﬁrst would like to analyze the capac-
ity of the ﬂash channel models. Then, based on the
analyses of channel capacity and compression rates of
source codes, the memory cost of source codes and
the overall code rate of the proposed scheme are pre-
sented. Last, simulation results verify that the proposed
scheme achieves better performance than the traditional
one, even if the traditional one deploys lower rate LDPC
codes.
Capacity analysis
It is interesting to know the capacity C of the proposed
channel model. First, it is clear that the channel consisting
of two sub-channels is a Markov Chain. Thus, its capacity
is upper bounded by the capacity of the AWGN sub-
channel Ca and the capacity of the stuck sub-channel Cs
[13],
C ≤ min{Ca,Cs}. (3)
Consider 4-level ﬂash memories, i.e., 2s = 4. The capacity





The derivation of Cs is given in the Appendix.
By the proposed scheme, stuck errors are transferred to
erasures. Thus, the channel can be viewed as the concate-
nation of the AWGN sub-channel and the 2s-ary erasure
sub-channel (Figure 6). It is well known that the capacity
of the erasure sub-channel Ce with erasure probability p
is s(1 − p) [13]. If s = 2, then the capacity of the erasure
sub-channel is
Ce = 2(1 − p). (5)
Figure 5 The read part of the concatenation reliability scheme of
LDPC codes and source codes.
In the next section, the capacity of the stuck sub-channel
(4) and the erasure sub-channel (5) is used to derive the
memory cost of source codes.
Memory cost of source codes
In this article, we propose to deploy lossless source codes
to compressed the location vector l into the compressed
vector z. Moreover, as shown in Figure 5, side information
[12,14] from voltage levels is used to further reduce the
memory cost of compression.
It is well known in information theory that compres-
sion rates of lossless source codes can eﬃciently approach
[15] the entropy of the original data. For the stuck location
vector, its entropy is
n′H(l) = n′H(li) = n′(−p log2 p − (1 − p) log2 p). (6)
In addition, according to Slepian-Wolf theorem [12], the
theoretical limit of lossless compression of vector l is
improved to the conditional entropy H(l|v), with the help
of side information v, where l and v are correlated with
Pr(li = vi) < 0.5. Since stuck cells stay in the highest level
as shown in Figure 2, the voltage level vector R from data
pages provides side information to improve the eﬃciency
of source codes. In other words, if the Rˆj = L2s , the jth
cell is not stuck, i.e., lj = 0, where Rˆj is the hard-decision
of Rj [11]. Let us describe the side information by the vec-
tor v =[ v0, v1, . . . , vn′−1], where vi = 0 if Rˆj = L2s ; else
vi = 1. Then, the cell is stuck, i.e., lj = 1 only if vi = 1.
Suppose that the data bit is discrete uniform distribution
in ‘0’ and ‘1’. Recall that the transition probability is p. The
probability of stuck errors is p(2s − 1)/2s, since there is a
probability 1/2s that stuck cells are coincidentally written
into L2s such that no errors occur in these cells. Then, the
probability that vi = 1 is p + (1 − p)/2s = 1+p(2s−1)2s and
the conditional probabilities are Pr(li = 0|vi = 0) = 1,
Pr(li = 1|vi = 0) = 0, Pr(li = 0|vi = 1) = 11+p(2s−1) ,
and Pr(li = 1|vi = 1) = p(2s−1)1+p(2s−1) . Thus, the conditional
Figure 6 Channel model with source codes with side
information.
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Thus, the compression rate Rsc of source codes is about
Rsc ≥ H(l|v)sn′ . (8)
Suppose that the code rate of the LDPC code is Rcc, then
the overall code rate of the concatenation scheme is
Ror = Rcc/(1 + Rsc). (9)
The stuck location changes much slower, since stuck
cells occur only after many P/E cycles on data pages.
In other words, P/E cycles happen much less often in
the compressed location pages than data pages. Thus, we
could consider that compressed location pages contain
few errors before the ﬂash memories die. A high rate and
short ECC is strong enough to guarantee the reliability,
which has a small impact on the overall code rate. From
brevity, we does not involve the error correcting issue of
compressed location pages in this article.
It is clear that the proposed scheme takes about H(l|v)
bits to record the stuck locations. On the other hand, the
stuck sub-channel is replaced by the erasure sub-channel,
which has larger channel capacity. Recall the capacity of
the erasure sub-channel Cs (4) and the capacity of the era-
sure sub-channel (5).We deﬁne thememory cost of source
codes as
Cmc = 1 − Ce/(1 + Rsc)Cs = 1 −
Ce
Cs(1 + Rsc) . (10)
In Figure 7, we show that the memory cost is moder-
ately low and grows almost linearly with the transition
probability p when p is less than 0.02. It is also worth
to mention that the combination of the BEC sub-channel
and the AWGN channel is inherent better the combina-
tion of the stuck sub-channel and the AWGN channel
for the soft-decision decoders, since the harmful wrong
LLRs have been removed with the help of source codes.
As we will show in the next section, the proposed scheme
outperforms the traditional ECC only scheme.
Simulation results
In this section, we will show the performance degradation
of LDPC codes caused by stuck cells. Then, the proposed
scheme is compared with the traditional scheme with only
one ECC.
In our simulation, we consider 2-bit (4-level) ﬂashmem-
ories, i.e., s = 2. Gray mapping is used to map 2 bits of
data to a voltage level Li, where L1, L2, L3, and L4 repre-
sent ‘00’, ‘01’, ‘11’, and ‘10’, respectively. Consider cell-to-cell
interferences as the AWGN sub-channel, their means are
all zero and their variances σ 2i are 4σ 2, σ 2, σ 2, and 2σ 2,
where σ 2 is measured by























Figure 7Memory cost of the concatenation scheme.
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Clearly, the larger Vσ 2 , the less cell-to-cell interfer-
ences. A similar deﬁnition can be found in [16]. More-
over, two percentages, 0.5 and 1%, of stuck cells are
investigated. From (8), the compression rates of source
codes for 0.5 and 1% are about 0.0161 and 0.0245,
respectively.
In the proposed scheme, a (16000,15000) LDPC code
with constant column weight 4 and code rate 15/16 is
used. The source code costs about 0.0141 × 16000 ≈ 226
bits to record the location vector l if p = 0.005 and
0.0245 × 16000 ≈ 392 bits if p = 0.01. Thus, their over-
all rates (9) are 0.924 if p = 0.05 and 0.915 if p = 0.01.
To be fair, we add the same overhead into the traditional
scheme such that a (16226,15000) LDPC code with con-
stant column weight 4 and a (16392,15000) LDPC code
with constant column weight 4 are used in the traditional
scheme for p = 0.005 and p = 0.01, respectively. All the
LDPC codes are decoded by the MS algorithm [9] with 50
iterations.
The simulation results are shown in Figure 8. First, we
show the severe performance degradation caused by a
small number of stuck errors. Consider the traditional
scheme, if there are 0.5% of stuck cells in the ﬂashmemory,
the performance degradation between no stuck cells and
0.5% stuck cells is about 1.8 dB at BER 10−6. Moreover, the
slope of the BER curve with stuck cells obviously reduces.
If the percentage of stuck cells increases to 1%, the per-
formance degradation is 2.5 dB at BER 10−3. In addition,
the BER curve with stuck cells becomes ﬂat. Second, we
compare the traditional scheme with the concatenation
scheme. If there are 0.5% stuck cells, the concatenation
scheme provides about 1.3 dB at BER 10−6 over the tradi-
tional scheme with the (16226,15000) LPDC code. More-
over, the proposed scheme outperforms the traditional
scheme with the (16500,15000) LPDC code 0.4 dB at BER
10−6, whose code rate 0.909 is lower than 0.924. If the
percentage increases to 1%, the performance gain is much
larger, about 1.7 dB at BER 10−3. It is worth mentioning
that though the concatenation scheme suﬀers from stuck
cells, the slopes of its BER curves are as well as LDPC
codes without stuck errors.
Conclusion
Cell-to-cell interferences and stuck cells are the two most
important reliability issues in ﬂash memories. In this
article, we present a concatenation reliability scheme of
LDPC codes and source codes with side information to
enhance the reliability. The proposed scheme erases stuck
cells according to their recorded stuck locations such that
the performance of soft-decision decoding algorithms for
LDPC codes is signiﬁcantly improved. Simulation results
indicate that the proposed scheme greatly outperforms
the traditional scheme and does not have reduction in
the slopes of BER curves. Moreover, the memory cost of
recording stuck locations is moderately low and grows
almost linearly of the transition probability p.




























Figure 8 BER of diﬀerent schemes with diﬀerent percentages of stuck cells.
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Last we would like to give some remarks on the concate-
nation scheme:
(1) Due to the asymmetric property of the stuck sub-
channel, Figure 2, it is not optimal to set LLRs to zero for
erased cells. Thus, we set the LLR to ∓α log 2 instead of
zero in the simulation, where α is a scaling factor. How-
ever, no obvious coding gain is observed, since the amount
of stuck cells is relatively small and little bias on them will
not have obvious impacts on LDPC decoders. Thus, this
article sets zero for simplicity.
(2) In this article, side information from the asymmetric
property, Figure 2, is used to reduce the memory cost of
source codes. Other side informations are also amicable
to improve the source codes’ eﬃciency, as long as they are
correlated to the stuck location vector l with Pr(li = vi) <
0.5 [14].
Appendix
Capacity of 4-level stuck sub-channel





By constructing a new function with the Lagrange multi-
plier λ,





























where p(Vi)’s represent the probability contribution of the














where e represents the Euler number. For the 4-level
stuck-sub-channel,⎧⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎩
p(S1|V1) log2 p(S1|V1)p(S1) + p(S4|V1) log2
p(S4|V1)
p(S4) = log2 e+ λ,
p(S2|V2) log2 p(S2|V2)p(S2) + p(S4|V2) log2
p(S4|V2)
p(S4) = log2 e+ λ,
p(S3|V3) log2 p(S3|V3)p(S3) + p(S4|V3) log2
p(S4|V3)
p(S4) = log2 e+ λ,
p(S4|V4) log2 p(S4|V4)p(S4) = log2 e + λ,
p(V1) + p(V2) + p(V3) + p(V4) = 1,
where log2 e + λ equals to the channel capacity. Since
p(S4|V1) = p(S4|V2) = p(S4|V3) = p, p(S1|V1) =




















p + qp(V4) = log2 e + λ, (14)
log2
1
p + qp(V4) = log2 e + λ, (15)
p(V1) + p(V2) + p(V3) + p(V4) = 1. (16)
From Equations (12)–(16), we obtain
− q log2 p(V1) + p log2 p − p log2(p + qp(V4))
= − log2(p + qp(V4)).
Therefore,
p(V1) = 1p−p + 3q = p(V2) = p(V3) =
q(V4)
3 . (17)
If p(V4) ≥ 0, (17) is the optimum distribution of the input.
Thus,
Cs = I (V; S|p(V1), p(V2), p(V3), p(V4))
= q log2(p−p + 3q) + p log2
pq + 3pq
pq + qp−p .
However, if p(V4) < 0, we set p(V4) to 0 to solve Equations
(12)–(16) again and obtain
p(V1) = p(V2) = p(V3) = 13 .
In this case,
Cs = q log2 3.
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